

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

DATE

DATE

C

397426

PRODUCTION RELEASED

08/30/05

?

PAGE

CONTENTS

1

TITLE PAGE AND CONTENTS

2

SYSTEM BLOCK DIAGRAM

3

POWER BLOCK DIAGRAM

4

PCB NOTES AND HOLES

5

MPC7450 MAXBUS INTERFACE

6

MPC7450 DATA

7

CPU PLL AND CONFIGURATION STRAPS

8

INTREPID MAXBUS AND BOOT STRAPS

9

INTREPID MEMORY INTERFACE / BOOT ROM

10

DDR MEMORY MUXES

11

200PIN DDR MEMORY SODIMM CONNECTORS

12

INTREPID AGP 4X/PCI

13

INTREPID ENET/FW/UATA/EIDE INTERFACES

14

INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG

15

INTREPID POWER RAILS

16

INTREPID DECOUPLING

17

CARDBUS CONTROLLER (PCI1510)

18

M10 AGP & CLOCKS

19

M10 LVDS/TMDS/VGA/GPIO & GPU VCORE

20

SIL1162 TMDS TRANSMITTER

21

M10 ANALOG, POWER, GND

PAGE

CONTENTS

22

VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS

23

LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON

24

INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLEETOOTH

25

FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)

26

USB 2.0

27

MARVELL GIGABIT ETHERNET PHY

28

FIREWIRE A/B PHY

29

FIREWIRE A/B CONNECTORS, PORT POWER LIMITER

30

PMU (POWER MANAGEMENT UNIT)

31

BATTERY CHARGER AND CONNECTOR

32

12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY

33

3.3V / 5V SYSTEM POWER SUPPLIES

34

CPU CORE VOLTAGE POWER SUPPLY

35

1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES

36

SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK

37

SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF

38

SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS

39

FUNCTIONAL TEST POINTS

40

REVISION HISTORY (1 OF 1)

41-42

SIGNAL NAMES

43-44

COMPONENT LOCATIONS

SCHEM,MLB,PBG4 17"

8/23/2005

BOM OPTIONS

STUFF

NO STUFF

D3_HOT

✓

D3_COLD

✓

GPU_SS

✓

GPU_SWITCH

✓

SERIAL_DEBUG

✓

VCORE_OFFSET

✓

1_8V_MAXBUS

✓

1_5V_MAXBUS

✓

NEC_USB

✓

INTREPID_USB

✓

BBANG

✓

NO_BBANG

✓

ATI_MEMIO_HI

✓

ATI_MEMIO_LO

✓

SSCG

✓

NO_SSCG

✓

5V_HD_LOGIC

✓

3V_HD_LOGIC

✓

EXT_TMDS

✓

INT_TMDS

✓

NO_4XVCORE

✓

INT_CLK

✓

EXT_CLK

✓

PART#

QTY

DESCRIPTION

REFERENCE DESIGNATOR(S)

BOM OPTION

051-6654

1

SCHEM,MLB,PBG4 17

SCH1

820-1615

1

PCBP,MLB,PBG4 17

PCB1

826-4393

1

LABEL,PCB,28MM X 6MM

EEE:R94

LABEL_64MB

826-4393

1

LABEL,PCB,28MM X 6MM

EEE:R95

LABEL_128MB

DIMENSIONS ARE IN MILLIMETERS

XX : _____

X.XX : _____

X.XXX : _____

ANGLES : _____

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAWER

ENG APPD

QA APPD

RELEASE

DESIGN CK

MFG APPD

DESIGNER

SCALE

NONE

MATERIAL/FINISH NOTED AS APPLICABLE

SIZE D

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM,MLB,PBG4 17"

DRAWING NUMBER

051-6654

REV. C

SHT 1

OF 44

8

7

6


5

4

3

2

1



SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6654	C	
SCALE		SHT	2	OF 44
NONE				



PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
1/2 OZ CU THICKNESS: 0.7 MILS
1.0 OZ CU THICKNESS: 1.4 MILS


IMPEDANCE : 50 OHMS +/- 10%
DIELECTRIC: FR-4
LAYER COUNT: 12
SIGNAL TRACE WIDTH: 4 MILS
SIGNAL TRACE SPACING: 4 MILS
PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD		
1	SIGNAL (1/3 OZ + COPPER PLATING)	
2	PREPREG (3MIL)	GROUND (1/2 OZ)
3	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
4	PREPREG (3MIL)	SIGNAL (1/2 OZ)
5	LAMINATE (4MIL)	GROUND (1/2 OZ)
6	PREPREG (2MIL)	CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL)	CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL)	GROUND (1/2 OZ)
9	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
10	PREPREG (3MIL)	SIGNAL (1/2 OZ)
11	LAMINATE (4MIL)	GROUND (1/2 OZ)
12	PREPREG (3MIL)	SIGNAL (1/3 OZ + COPPER PLATING)

BOARD HOLES



GROUND VIAS




BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6654	C
SCALE	SHT	OF
NONE	4	44



CPU PLL CONFIG CIRCUITRY


CPU FREQUENCY CONFIGURATION



MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY) 167MHZ 133MHZ		CPU_PLL_CFG		
	(MHZ)		4 E	0123 ABCD	HEX
0.0X	PLL OFF		0	1111	0F
1.0X	PLL BYPASS		0	0011	03
2.0X	333	267	0	0100	04
3.0X	500	400	0	1000	08
4.0X	667	533	0	1010	0A
5.0X	833	667	0	1011	0B
5.5X	917	733	0	1001	09
6.0X	1000	800	0	1101	0D
6.5X	1083	867	0	0101	05
7.0X	1167	933	0	0010	02
7.5X	1250	1000	0	0001	01
8.0X	1333	1067	0	1100	0C
8.5X	1417	1133	0	0110	06
9.0X	1500	1200	1	0111	17
9.5X	1583	1267	0	0111	07
10.0X	1667	1333	1	1010	1A
10.5X	1750	1400	1	1000	18
11.0X	1833	1467	1	1001	19
11.5X	1917	1533	0	0000	00
12.0X	2000	1600	1	1011	1B
12.5X	2083	1667	1	1111	1F
13.0X	2167	1733	1	0101	15
13.5X	2250	1800	0	1110	0E
14.0X	2333	1867	1	1100	1C
15.0X	2500	2000	1	0001	11
16.0X	2667	2133	1	1101	1D
17.0X	2833	2267	1	0000	10
18.0X	3000	2400	1	0010	12
20.0X	3333	2667	1	0011	13
21.0X	3500	2800	1	0100	14
24.0X	4000	3200	1	0110	16
28.0X	4667	3733	1	1110	1E


CPU CONFIGURATION

MAXBUS VSEL



DESKTOP HAD PROBLEM USING
INVERTER TO INVERT HRESET_L
NEED TO CHARACTERIZE

BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING





I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
	SCALE	SHT	
	NONE	7 OF	44

INTREPID BOOT STRAPS




THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:



- 1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELPCIISREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS



INTREPID BOOT STRAPS




Intrepid MaxBus


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	NONE		SHT
	8		OF 44







STANDARD
SLOT "A"
FACTORY SLOT

REVERSED
SLOT "B"
CUSTOMER SLOT

DDR VREF
ONE 0.1UF PER SLOT

DDR BYPASS CAPS
SLOT "A"


FOR RETURN CURRENT

SLOT "B"


DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	APPLE COMPUTER INC.		SIZE	DRAWING NUMBER	REV.
	SCALE	SHT	11	051-6654	C

www.laptop-schematics.com




www.laptop-schematics.com


INTREPID AGP/PCI


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	SHT		12 OF 44
	NONE		










PC CARD/CARDBUS CONNECTOR



CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	SHT		17 th
	NONE		44

SIL1162 DVI TRANSMITTER



NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	NONE	SHT	20 OF 44




EXTERNAL VIDEO (DVI) INTERFACE



www.laptop-schematics.com




MLB - ALS SENSOR




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0856	353S0504	?	U40	ALT FOR SUPPLY PROBLEM

LMU




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0008	197S0040		Y4	ALT FOR SIWARD

BOOT BANGER E2PROM




- BOOT BANGING SIGNAL DEFINITION
- 1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
 - 2/ PMU_HRESET_L (3V INPUT INTO LMU)
 - 3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
 - 4/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 5/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)


SLEEP LED




SPIDEY FLEX




KEYBOARD PULLUPS



KB LED DRIVER



LMU PULL-DOWNS



LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I I NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	SHT		23
	NONE		44

www.laptop-schematics.com



8 7 6 5 4 3 2 1

www.laptop-schematics.com




SOUND BOARD (SOUSAPHONE)

AUDIO - SNAPPER
SND - INTREPID


MODEM

SUPPORTS BOTH THE LAST DASH AND Q52 SOFT MODEM


SERIAL DEBUG INTERFACE




DEBUG POWER BUTTON




DEBUG JUMPERS




RIGHT FAN (GPU)



LEFT FAN (CPU)




THERM ISOLATION




FAN INTERFACE

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER




KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER




PLACE XW9 CLOSE TO 5V SWITCHER (U27)
PLACE CAPS AS CLOSE TO THERMISTORS AS POSSIBLE
PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY


MAIN1




PLACE CLOSE TO CPU
MAIN2



PLACE UNDERNEATH UPPER RAM
ALTERNATE1



PLACE CLOSE TO BATTERY CHARGER/VCORE
ALTERNATE2



FAN/MODEM/SOUND/SLEEP LED/DEBUG


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6654	REV.	C
SCALE	NONE	SHT	25	OF	44



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038	NEC_USB	Y5	ALT FOR SIWARD

Y7 LOAD CAPACITANCE IS 16PF



PLACE NEAR J3

SUTRO CONNECTOR

PLACE NEAR J12

BUBBA CONNECTOR


USB 2.0

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	NONE	SHT	26 OF 44

www.laptop-schematics.com





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0011	197S0052	7	G1	SIWARD ALT FOR FW OSC

DSX STRAP OPTIONS

- 0 -> BILINGUAL PORT
- 1 -> A-ONLY PORT

PLACE NEAR PHY

FIREWIRE


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6654	C
SCALE	SHT	
NONE	28	44



UNDERVOLTAGE RESET CIRCUIT



PMU KEYBOARD RESET CIRCUIT



Keep crystal subcircuit close to PMU.
Y6'S LOAD CAPACITANCE IS 12PF

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0704	197S0041		Y6	ALT CRYSTAL SIZE
197S0604	197S0041		Y6	ALT FOR SIWARD

Q11 ADAPTER DETECTION SCHEME


CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U33	

CPU_VCORE_HI_OC/PMU_AP should have a pullup for coming out of reset. MLB will have a pull-up to +3V_MAIN or +3V_SLEEP, which will act as our pullup since both are off during PMU reset.

44 CPU_VCORE_HI_OC	7 34
43 INT_RESET_L	9 13 30
42 MAIN_RESET_L	14 17 18 20 24 26 30 39
41 NC	
40 PMU_INT_NMI	14
39 PMU_EPM	30
38 INT_PU_RESET_L	13 25 30
37 PMU_CPU_HRESET_L	23
36 PMU_ACK_L	14
35 PMU_CLK	14
34 PMU_FROM_INT	14
33 PMU_TO_INT	14
32 PMU_REQ_L	14
31 PMU_LID_CLOSED_L	23 30
30 PMU_RESET_BUTTON_L	26 30
29 PMU_NMI_BUTTON_L	26 30
28 TPAD_RXD	23 30
27 TPAD_TXD	23 30
26 SYSTEM_CLK_EN	14
25 CPU_CLK_EN	8
24 PMU_CHARGE_V	31
23 PMU_CHRG_BATT_0	31
22 NC (CHARGE_1)	
21 NC	
20 PMU_SLEEP_LED_L	23
19 CPU_SMI_L	5
18 POWER_VALID	30
17 PMU_PME_L	14 26 30
16 INT_PEND_PROC_INT	14
15 PMU_NMI_L	30
9	
8	
5 PMU_BATT0_DET_L	
4 PMU_BATT1_DET_L_PU	30
3 NC	
2 NC	
1 INT_PROC_SLEEP_REQ_L	14
100 PMU_POWERUP_OK	30
99	
98 NC	
95 THERM_L_OC	25
93 PMU_AC_IN	
92 PMU_AC_DET_30	
91 NC	
90 PMU_I2C_CLK	30
89 PMU_I2C_DATA	30
88 PMU_SMB_CLK	30 31
87 PMU_SMB_DATA	30 31
P100_AN0	
P101_AN1	
P102_AN2	
P103_AN3	
P104_AN4_KI0	
P105_AN5_KI1	
P106_AN6_KI2	
P107_AN7_KI3	
P90_TB0IN_CLK3	
P91_TB1IN_SIN3	
P92_TB2IN_SOUT3	
P93_DA0_TB3IN	
P94_DA1_TB4IN	
P95_ANEX0_CLK4	
P96_ANEX1_SOUT4	
P97_ADRTRG_SIN4	
P80_TA4OUT_U	
P81_TA4IN_U	
P82_INT0	
P83_INT1	
P84_INT2	
P85_NMI	
P86_XCOUT	
P87_XCIN	
P70_TXD2_SDA_TA0OUT	
P71_RXD2_SCL_TA0IN_TB5IN	
P72_CLK2_TA1OUT_V	
P73_CTS2_RTS2_TA1IN_V	
P74_TA2OUT_W	
P75_TA2IN_W	
P76_TA3OUT	
P77_TA3IN	
P60_CTS0_RTS0	
P61_CLK0	
P62_RXD0	
P63_TXD0	
P64_CTS1_RTS1_CTS0_CLKS1	
P65_CLK1	
P66_RXD1	
P67_TXD1	
P57_RDY_CLKOUT	
P53_BCLK	
P54_HLDA	
P55_HOLD	
P56_ALE	
P51_WRH_BHE	
P52_RD	
P50_WRL_WR	
P07_D7	
P06_D6	
P05_D5	
P04_D4	
P03_D3	
P02_D2	
P01_D1	
P00_D0	

A29 DETECT CIRCUIT




PMU


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6654	C
SCALE	SHT	
NONE	30 OF 44	





12.8V PBus SUPPLY

PBUS HOLD-UP CAPS

PMU SUPPLY

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	SHT		REV.
	NONE		32 44

3.3V/5V MAIN SUPPLY

D

C

B

A


D

C

B

A

www.laptop-schematics.com



5V START TO TURN ON ~12.5MS AFTER DCDC_EN_L
3V START TO TURN ON ~25MS AFTER DCDC_EN_L
DIODE WILL ENSURE DCDC_EN_L IS QUICKLY DISCHARGED DURING SHUT-DOWN
POWERDOWN DELAY IS AROUND 4MS-15.6MS

THIS SIGNAL IS OPEN COLLECTOR TO GND WHEN POWER IS NOT GOOD
220PF IS USED TO QUIET NOISE ON PGOOD ONCE INTERNAL OPEN DRAIN IS DISENGAGED

THERE'S NO 10UF INPUT CAP
BECAUSE Q21 IS PLACED AT
OUTPUT OF +3V_MAIN SWITCHER

DCDC_EN TRUTH TABLE				
PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4.6V_BU	+3V_PMU	VOLTAGE

+5V_SLEEP LOADS

- 1) OPTICAL DRIVE
- 2) DVI
- 3) TRACKPAD
- 4) FANS
- 5) FIREWIRE PHY

SLEEP LEVEL SHIFTER (3V -> 5V)

+3V_SLEEP LOADS

- 1) CPU PLL Config Control
- 2) INTREPID - IIC AND PCI PULL-UPS
- 3) MAP31 - 3V RAIL (IF USING D3COLD)
- 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
- 5) LVDS DDC PULL-UPS
- 6) DVI LEVEL SHIFTERS & PULL-UPS & HPD
- 7) SOUND BOARD
- 8) BOOT RANGER
- 9) HARD DRIVE (IF USING 3V LOGIC)
- 10) WIRELESS (IF POWERING OFF IN SLEEP)
- 11) PMU - IIC Pull-ups
- 12) PCI PULL-UPS

3.3V/5V REGULATOR


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6654		C
	SCALE		SHT	OF
	NONE		33	44



1.5V/2.5V SWITCHER



1.8V SWITCHER




1.5V/1.8V/2.5V SUPPLIES

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6654		C
	SCALE	SHT		
	NONE		35 44	

[illegible]

[illegible]

8					7					6					5					4					3					2					1														
POWER NET CONSTRAINTS																																																	
GROUP					SIG_NAME					VOLTAGE					MIN_LINE_WIDTH					MIN_NECK_WIDTH					GROUP					SIG_NAME					VOLTAGE					MIN_LINE_WIDTH					MIN_NECK_WIDTH				
MAIN/SLEEP					+24V_PBUS					VOLTAGE=24V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					LTC1625 14V SWITCHER					1625_VIN					VOLTAGE=24V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=6				
					+BATT					VOLTAGE=12.6V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10										1625_VSM					VOLTAGE=12.8V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10				
					+PBUS					VOLTAGE=12.8V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10										1625_EXTVCC					VOLTAGE=5V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=6				
					+5V_MAIN					VOLTAGE=5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10										1625_INTVCC					VOLTAGE=5V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=6				
					+5V_SLEEP					VOLTAGE=5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10										1625_SGND					VOLTAGE=0V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=6				
					+3V_MAIN					VOLTAGE=3.3V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10										1V20_REF					VOLTAGE=1.2V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10				
					+3V_SLEEP					VOLTAGE=3.3V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=6																													
					+3V_PMU					VOLTAGE=3.3V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10																													
					+2.5V_MAIN					VOLTAGE=2.5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10																													
					+2.5V_SLEEP					VOLTAGE=2.5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10																													
ADAPTER					+1.8V_MAIN					VOLTAGE=1.8V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=6					LTC3707 5V SWITCHER					3707_INTVCC					VOLTAGE=5V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=10				
					+1.8V_SLEEP					VOLTAGE=1.8V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=6										3V_SW					VOLTAGE=5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10				
					+1.5V_MAIN					VOLTAGE=1.5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10										3V_RSNS					VOLTAGE=5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10				
					+1.5V_SLEEP					VOLTAGE=1.5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10																													
					+1.5V_LDO					VOLTAGE=1.5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10																													
					+1.5V_SLEEP_VIN					VOLTAGE=1.5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10																													
BATTERY CHARGER					+ADAPTER					VOLTAGE=24V					MIN_LINE_WIDTH=50					MIN_NECK_WIDTH=10					MAX1715 2.5V SWITCHER					2.5V_LX					VOLTAGE=2.5V					MIN_LINE_WIDTH=50					MIN_NECK_WIDTH=10				
					+ADAPTER_SW					VOLTAGE=24V					MIN_LINE_WIDTH=50					MIN_NECK_WIDTH=10										2.5V_BST					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10				
					+ADAPTER_SENSE					VOLTAGE=24V					MIN_LINE_WIDTH=50					MIN_NECK_WIDTH=10										2.5V_BOOST					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10				
																														2.5V_DH					VOLTAGE=2.5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
																														2.5V_DL					VOLTAGE=2.5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
PMU					+ADAPTER_ILIM					VOLTAGE=24V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=6					MAX1717					VCORE_VCC					VOLTAGE=5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
					+ADAPTER_OR_BATT					VOLTAGE=24V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=6										VCORE_LX					VOLTAGE=1.4V					MIN_LINE_WIDTH=200					MIN_NECK_WIDTH=10				
					+4.85V_RAM					VOLTAGE=4.85V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=6										VCORE_DH										MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
					+4.6V_BU					VOLTAGE=4.6V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=6										VCORE_DL										MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
					+4.85V_ESR					VOLTAGE=4.85V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=6										VCORE_BOOST					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10				
					+3V_PMU_ESR					VOLTAGE=3.3V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=6										VCORE_BST					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10				
					+3V_PMU_AVCC					VOLTAGE=3.3V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=6										VCORE_ILIM										MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=6				
																														VCORE_REF										MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=6				
																														VCORE_TON					VOLTAGE=5V					MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=6				
																														VCORE_CC										MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=6				
MISC					+5V_HD_SLEEP					VOLTAGE=5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					LTC1778					1778_VIN					VOLTAGE=14V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
					+HD_LOGIC_SLEEP					VOLTAGE=3.3V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10										1778_VCC					VOLTAGE=5V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
																														1778_GND					VOLTAGE=0V					MIN_LINE_WIDTH=30					MIN_NECK_WIDTH=15				
																														1778_GND					VOLTAGE=0V					MIN_LINE_WIDTH=30					MIN_NECK_WIDTH=10				
																														1778_BST					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10				
																														1778_BST_RC					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10				
																														1778_TG										MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
																														1778_BG										MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
																														GPU_VCORE_SW					VOLTAGE=1.2V					MIN_LINE_WIDTH=50					MIN_NECK_WIDTH=10				
																																			1778_I0N										MIN_LINE_WIDTH=8				
TRACKPAD					+5V_TP4D_SLEEP					VOLTAGE=5V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=6					LTC3411					LTC3411_VCC					VOLTAGE=3.3V					MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
																														LTC3411_GND					VOLTAGE=0V					MIN_LINE_WIDTH=30					MIN_NECK_WIDTH=10				
																														1.8V_SW					VOLTAGE=1.8V					MIN_LINE_WIDTH=30					MIN_NECK_WIDTH=10				
																														1.8V_FB										MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=6				
																														LTC3411_I0N										MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=6				
																														1778_I0N										MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=6				
																														1778_I0H										MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=6				
																														1778_I0H_RC										MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=6				
																														1.5V_2.5V_OK										MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=6				
																																			MIN_LINE_WIDTH=8					MIN_NECK_WIDTH=6									
HALL EFFECT					+12.8V_INV					VOLTAGE=12.8V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					LTC1962 INT PLLS					LTC1962_INT_VIN										MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
					+5V_INV_UF_SW					VOLTAGE=5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10										LTC1962_L3_VIN										MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
					+5V_INV_SW					VOLTAGE=5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10										LTC1962_L3_VOUT										MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
					+5V_DDC_SLEEP					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10										LTC1962_LVS_VIN										MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
					+5V_DDC_SLEEP_UP					VOLTAGE=5V					MIN_LINE_WIDTH=15					MIN_NECK_WIDTH=10										LTC1962_LVS_VOUT										MIN_LINE_WIDTH=20					MIN_NECK_WIDTH=10				
					+3V_LCD					VOLTAGE=3.3V					MIN_LINE_WIDTH=12					MIN_NECK_WIDTH=10																													
					+3V_LCD_SW					VOLTAGE=3.3V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10																													
					GPU_TV_GND1					VOLTAGE=0V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10																													
					GPU_TV_GND2					VOLTAGE=0V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10																													
					TV_GND1					VOLTAGE=0V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10																													
VIDEO					TV_GND2					VOLTAGE=0V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					LTC1962 INT PLLS																								
KB LED					KBD_LED1_OUT					VOLTAGE=0V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=6					LTC1962 INT PLLS																								
					KBD_LED2_OUT					VOLTAGE=0V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=6																													
FAN GND					FANL_GND					VOLTAGE=0V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					LTC1962 INT PLLS																								
					FANR_GND					VOLTAGE=0V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10																													
SOUND					+5V_SOUND_SLEEP					VOLTAGE=5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					LTC1962 INT PLLS																								
					SND_AGND					VOLTAGE=0V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=15																													
I/O AREA																																																	
INVERTER																																																	
TRACKPAD																																																	
LVDS																																																	
																																			</														

FUNCTIONAL TEST POINTS

D

C

B

A

D

C

B

A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE

D

DRAWING NUMBER

051-6654

REV.

C

SCALE

NONE

SHT

39

OF

44



APPLE COMPUTER INC.

<div>FUNC_TEST=YES</div> <div>JTAG ASIC TMS 13 27</div>	<div>FUNC_TEST=YES</div> <div>TMS_CONN_CLKP 22 37</div>	<div>FUNC_TEST=YES</div> <div>TV_C 22</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<7> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_PAR 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_CS0_L 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_X<9> 23 30</div>	<div>FUNC_TEST=YES</div> <div>+5V_INV_SW 22 38</div>
<div>FUNC_TEST=YES</div> <div>JTAG ASIC TDI 27</div>	<div>FUNC_TEST=YES</div> <div>VGA_R 22</div>	<div>FUNC_TEST=YES</div> <div>TV_Y 22</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<8> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_CBE<0> 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_CS1_L 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_Y<0> 23 30</div>	<div>FUNC_TEST=YES</div> <div>LEFT_USB_DM 24 26 37</div>
<div>FUNC_TEST=YES</div> <div>JTAG ASIC TDO 13 14</div>	<div>FUNC_TEST=YES</div> <div>VGA_G 22</div>	<div>FUNC_TEST=YES</div> <div>TV_COMP 22</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<9> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_CBE<1> 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_RST_L 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_Y<1> 23 30</div>	<div>FUNC_TEST=YES</div> <div>LEFT_USB_DP 24 26 37</div>
<div>FUNC_TEST=YES</div> <div>JTAG ASIC TCK 13 27</div>	<div>FUNC_TEST=YES</div> <div>VGA_B 22</div>	<div>FUNC_TEST=YES</div> <div>SND_TO_AUDIO 14 28</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<10> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_CBE<2> 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_WR_L 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_Y<2> 23 30</div>	<div>FUNC_TEST=YES</div> <div>RIGHT_USB_DM 26 32 37</div>
<div>FUNC_TEST=YES</div> <div>JTAG ASIC TRST_L 13 27</div>	<div>FUNC_TEST=YES</div> <div>VGA_VSYNC 22</div>	<div>FUNC_TEST=YES</div> <div>SND_SYNC 14 25</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<11> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_CBE<3> 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_IOCHRDY 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_Y<3> 23 30</div>	<div>FUNC_TEST=YES</div> <div>RIGHT_USB_DP 26 32 37</div>
<div>FUNC_TEST=YES</div> <div>CPU_CHKSTP_OUT_L 5</div>	<div>FUNC_TEST=YES</div> <div>VGA_HSYNC 22</div>	<div>FUNC_TEST=YES</div> <div>SND_CLKOUT 14 25 36</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<12> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>AIRPORT_PCI_REQ_L 12 24</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_INT 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_Y<4> 23 30</div>	<div>FUNC_TEST=YES</div> <div>NEC_LEFT_USB_PWREN 24 26</div>
<div>FUNC_TEST=YES</div> <div>CPU_SRESET_L 5</div>	<div>FUNC_TEST=YES</div> <div>DVI_DDC_CLK_UF 22</div>		<div>FUNC_TEST=YES</div> <div>PCI_AD<13> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>AIRPORT_PCI_GNT_L 12 24</div>	<div>FUNC_TEST=YES</div> <div>TPAD_F_TXD 23</div>	<div>FUNC_TEST=YES</div> <div>KBD_Y<5> 23 30</div>	<div>FUNC_TEST=YES</div> <div>NEC_LEFT_USB_OVERCURRENT 24 26</div>
<div>FUNC_TEST=YES</div> <div>CPU_HRESET_L 5 7 23</div>	<div>FUNC_TEST=YES</div> <div>DVI_DDC_DATA_UF 22</div>		<div>FUNC_TEST=YES</div> <div>PCI_AD<14> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>AIRPORT_PCI_INT_L 14 24</div>	<div>FUNC_TEST=YES</div> <div>TPAD_F_RXD 23</div>	<div>FUNC_TEST=YES</div> <div>KBD_Y<6> 23 30</div>	<div>FUNC_TEST=YES</div> <div>NEC_RIGHT_USB_PWREN 26 32</div>
<div>FUNC_TEST=YES</div> <div>JTAG_CPU_TMS 5 23</div>	<div>FUNC_TEST=YES</div> <div>DVI_HPD_TMS 22</div>	<div>FUNC_TEST=YES</div> <div>INT_AUDIO_TO_SND 14 25</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<15> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<0> 24 37</div>	<div>FUNC_TEST=YES</div> <div>LID_CLOSED_L 23</div>	<div>FUNC_TEST=YES</div> <div>KBD_Y<7> 23 30</div>	<div>FUNC_TEST=YES</div> <div>NEC_RIGHT_USB_OVERCURRENT 26 32</div>
<div>FUNC_TEST=YES</div> <div>JTAG_CPU_TDI 5 23</div>	<div>FUNC_TEST=YES</div> <div>LVDS_L0N 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>SND_SCLK 14 25 36</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<16> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<1> 24 37</div>	<div>FUNC_TEST=YES</div> <div>COMM_RESET_L 14 25</div>	<div>FUNC_TEST=YES</div> <div>KBD_NUMLOCK_LED 23</div>	<div>FUNC_TEST=YES</div> <div>DCDC_EN 19 29 33 34</div>
<div>FUNC_TEST=YES</div> <div>JTAG_CPU_TDO_TP 5</div>	<div>FUNC_TEST=YES</div> <div>LVDS_L0P 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>SND_HW_RESET_L 14 25</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<17> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<2> 24 37</div>	<div>FUNC_TEST=YES</div> <div>COMM_SHUTDOWN 14 25</div>	<div>FUNC_TEST=YES</div> <div>+BATT_POS 31 38</div>	<div>FUNC_TEST=YES</div> <div>BBANG_HRESET_L 23</div>
<div>FUNC_TEST=YES</div> <div>JTAG_CPU_TCK 5 23</div>	<div>FUNC_TEST=YES</div> <div>LVDS_L1N 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>SND_HP_SENSE_L 14 25</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<18> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<3> 24 37</div>	<div>FUNC_TEST=YES</div> <div>COMM_RING_DET_L 14 25 30</div>	<div>FUNC_TEST=YES</div> <div>BATT_CLK 31</div>	
<div>FUNC_TEST=YES</div> <div>JTAG_CPU_TEST_L 5 23 39</div>	<div>FUNC_TEST=YES</div> <div>LVDS_L1P 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>SND_LIN_SENSE_L 14 25</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<19> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<4> 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_ID 23 30</div>	<div>FUNC_TEST=YES</div> <div>BATT_DATA 31</div>	<div>FUNC_TEST=YES</div> <div>MAIN_RESET_L 14 17 18 20 24 26 30</div>
	<div>FUNC_TEST=YES</div> <div>LVDS_L2N 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>INT_I2C_DATA2 14 25</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<20> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<5> 24 37</div>	<div>FUNC_TEST=YES</div> <div>+SV_TPAD_SLEEP 23 38</div>	<div>FUNC_TEST=YES</div> <div>BATT_NEG 31 38</div>	<div>FUNC_TEST=YES</div> <div>RF_DISABLE_L_SPN 24</div>
	<div>FUNC_TEST=YES</div> <div>LVDS_L2P 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>INT_I2C_CLK2 14 25</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<21> 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<6> 24 37</div>	<div>FUNC_TEST=YES</div> <div>+3V_HALL_EFFECT 23 38</div>	<div>FUNC_TEST=YES</div> <div>PMU_BATT_DET_L 30 31</div>	<div>FUNC_TEST=YES</div> <div>AIRPORT_CLKRUN_L 24</div>
	<div>FUNC_TEST=YES</div> <div>CLKLVDS_IN 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>CHKGND4 38</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<22> 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<7> 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_CAPSLOCK_LED 23</div>	<div>FUNC_TEST=YES</div> <div>FANR_GND 25 38</div>	<div>FUNC_TEST=YES</div> <div>ROM_EW_L 9 12 24</div>
	<div>FUNC_TEST=YES</div> <div>CLKLVDS_LP 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>SLEEP_LED 23 25</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<23> 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<8> 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_FUNCTION_L 23 30</div>	<div>FUNC_TEST=YES</div> <div>COMM_DTR_L 14 25</div>	<div>FUNC_TEST=YES</div> <div>ROM_ONBOARD_CS_L 9 24</div>
<div>FUNC_TEST=YES</div> <div>INT_I2C_CLK0 11 13 23</div>	<div>FUNC_TEST=YES</div> <div>LVDS_U0N 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<24> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<24> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<9> 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_CONTROL_L 23 30</div>	<div>FUNC_TEST=YES</div> <div>FANL_GND 25 38</div>	<div>FUNC_TEST=YES</div> <div>ROM_CS_L 9 12 24</div>
<div>FUNC_TEST=YES</div> <div>INT_I2C_DATA0 11 13 23</div>	<div>FUNC_TEST=YES</div> <div>LVDS_U0P 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<25> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<25> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<10> 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_COMMAND_L 23 30</div>	<div>FUNC_TEST=YES</div> <div>FANL_TACH 25</div>	<div>FUNC_TEST=YES</div> <div>CLK33M_AIRPORT 12 24 36</div>
<div>FUNC_TEST=YES</div> <div>INT_I2C_CLK1 13 14 26</div>	<div>FUNC_TEST=YES</div> <div>LVDS_U1N 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>BT_USB_DM 14 24 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<26> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<11> 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_OPTION_L 23 30</div>	<div>FUNC_TEST=YES</div> <div>FANR_PWM 25</div>	<div>FUNC_TEST=YES</div> <div>AIRPORT_IDSEL 24</div>
<div>FUNC_TEST=YES</div> <div>INT_I2C_DATA1 13 14 25</div>	<div>FUNC_TEST=YES</div> <div>LVDS_U1P 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>BT_USB_DP 14 24 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<27> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<12> 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_SHIFT_L 23 30</div>	<div>FUNC_TEST=YES</div> <div>ROM_OE_L 9 12 24</div>	<div>FUNC_TEST=YES</div> <div>INT_MOD_DTI 14 25</div>
<div>FUNC_TEST=YES</div> <div>CBUS_DET_1_L 17</div>	<div>FUNC_TEST=YES</div> <div>LVDS_U2N 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>MODEM_USB_DM 14 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<28> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<13> 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_X<0> 23 30</div>	<div>FUNC_TEST=YES</div> <div>RJ45_DP<0> 27 37</div>	<div>FUNC_TEST=YES</div> <div>JTAG_CPU_TEST_L 5 23 39</div>
<div>FUNC_TEST=YES</div> <div>CBUS_DET_2_L 17</div>	<div>FUNC_TEST=YES</div> <div>LVDS_U2P 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>MODEM_USB_DP 14 25 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<29> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<14> 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_X<1> 23 30</div>	<div>FUNC_TEST=YES</div> <div>RJ45_DP<1> 27 37</div>	<div>FUNC_TEST=YES</div> <div>GPU_VCORE 18 19 38</div>
<div>FUNC_TEST=YES</div> <div>TMS_DN<0> 20 22 37</div>	<div>FUNC_TEST=YES</div> <div>CLKLVDS_UN 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<0> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<30> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DATA<15> 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_X<2> 23 30</div>	<div>FUNC_TEST=YES</div> <div>RJ45_DP<2> 27 37</div>	<div>FUNC_TEST=YES</div> <div>MOD_BITCLK 14 25</div>
<div>FUNC_TEST=YES</div> <div>TMS_DN<0> 20 22 37</div>	<div>FUNC_TEST=YES</div> <div>CLKLVDS_UP 19 22 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<1> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<31> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DMA_RQ 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_X<3> 23 30</div>	<div>FUNC_TEST=YES</div> <div>RJ45_DP<3> 27 37</div>	<div>FUNC_TEST=YES</div> <div>MOD_CLKOUT 14 25</div>
<div>FUNC_TEST=YES</div> <div>TMS_DN<1> 20 22 37</div>	<div>FUNC_TEST=YES</div> <div>LVDS_DDC_CLK 19 22</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<2> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_FRAME_L 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_RD_L 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_X<4> 23 30</div>	<div>FUNC_TEST=YES</div> <div>RJ45_DP<4> 27 37</div>	<div>FUNC_TEST=YES</div> <div>MOD_DTD 14 25</div>
<div>FUNC_TEST=YES</div> <div>TMS_DP<1> 20 22 37</div>	<div>FUNC_TEST=YES</div> <div>LVDS_DDC_DATA 19 22</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<3> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_TRDY_L 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_DMAACK_L 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_X<5> 23 30</div>	<div>FUNC_TEST=YES</div> <div>RJ45_DP<5> 27 37</div>	<div>FUNC_TEST=YES</div> <div>MOD_SYNC 14 25</div>
<div>FUNC_TEST=YES</div> <div>TMS_DN<2> 20 22 37</div>	<div>FUNC_TEST=YES</div> <div>BRIGHT_PWM 22</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<4> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_IRDY_L 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_ADDR<0> 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_X<6> 23 30</div>	<div>FUNC_TEST=YES</div> <div>RJ45_DP<6> 27 37</div>	<div>FUNC_TEST=YES</div> <div>SLEEP 23 25 30 33 35</div>
<div>FUNC_TEST=YES</div> <div>TMS_DP<2> 20 22 37</div>	<div>FUNC_TEST=YES</div> <div>TV_GND1 22 38</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<5> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_DEVSEL_L 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_ADDR<1> 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_X<7> 23 30</div>	<div>FUNC_TEST=YES</div> <div>PMU_TPODR 29 38</div>	<div>FUNC_TEST=YES</div> <div>1778_VFB 19 38</div>
<div>FUNC_TEST=YES</div> <div>TMS_CONN_CLKN 22 37</div>	<div>FUNC_TEST=YES</div> <div>TV_GND2 22 38</div>	<div>FUNC_TEST=YES</div> <div>PCI_AD<6> 9 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>PCI_STOP_L 12 17 24 26 37</div>	<div>FUNC_TEST=YES</div> <div>EIDE_OPTICAL_ADDR<2> 24 37</div>	<div>FUNC_TEST=YES</div> <div>KBD_X<8> 23 30</div>	<div>FUNC_TEST=YES</div> <div>VCORE_VID0</div>	
		<div>FUNC_TEST=YES</div> <div>SND_HP_MUTE 25</div>		<div>FUNC_TEST=YES</div> <div>SND AMP MUTE 25</div>	<div>FUNC_TEST=YES</div> <div>SRCLK_TP 26</div>	<div>FUNC_TEST=YES</div> <div>VCORE_VID1</div>	<div>FUNC_TEST=YES</div> <div>VCORE_MUX_EN 34</div>
				<div>FUNC_TEST=YES</div> <div>SND_HP_MUTE_INV 25</div>	<div>FUNC_TEST=YES</div> <div>SRMOD_TP 26</div>	<div>FUNC_TEST=YES</div> <div>VCORE_VID2</div>	
					<div>FUNC_TEST=YES</div> <div>TEB_TP 26</div>	<div>FUNC_TEST=YES</div> <div>VCORE_VID3</div>	
					<div>FUNC_TEST=YES</div> <div>TEST_TP 26</div>	<div>FUNC_TEST=YES</div> <div>VCORE_VID4</div>	

www.laptop-schematics.com

8	7	6	5	4	3	2	1
REVISION HISTORY							
12/11/03							
1) IMPORTED Q41 PRODUCTION RELEASE SCHEMATIC							
2) CHANGED CPU (U43) TO A7PM							
3) CHANGED PLL CONFIG SUFFIXING FOR NEW CPU							
4) CHANGED U44 TO M11-6654 SYMBOL							
5) ADDED CPU AVDD LDO (U6)							
6) ADDED R284 AND R604 TO ADD OPTION FOR PD_L OF U42 (CLOCK CHIP) TO BE DRIVEN BY JTAG_ASIC_TDO FROM INTREPID							
7) ADDED R608 TO DISCONNECT INT_GP100 FROM CG_FSEL							
8) CHANGED JTAG_ASIC_TDO_TP TO JTAG_ASIC_TDO AND MOVED IT TO INTREPID'S TDO							
9) CHANGED JTAG_ASIC_TDI TO CONNECT TO ETHERNET PHY'S TDI							
12/15/03							
10) CHANGED PIN 4 (DCDC_EN) ON J11 TO NEC_RIGHT_USBOVERCURRENT							
11) CHANGED PIN 11 OF J11 TO NC							
12/16/03							
12) ADDED R633 AS PULLUP ON JTAG_ASIC_TDI							
13) CHANGED CPU_TEMP_DM TO CPU_THERM_DM							
14) CHANGED CPU_TEMP_DP TO CPU_THERM_DP							
15) CHANGED GPU_THERM_DP TO GPU_THERM_DP_TP							
16) CHANGED GPU_THERM_DM TO GPU_THERM_DM_TP							
17) FIXED MISSED CONNECTION WITH MAXBUS_SLEEP TO CPU							
12/17/03							
18) CHANGED R657 (EXTPLL_SDWN_POL_BOOT_STRAP) TO NO STUFF AND REMOVED NO STUFF FROM R153							
19) UPDATE DIFF NET SPACING TYPE PROPERTY ON POWER SUPPLY SENSE AND THERMAL DIODE DIFF PAIRS							
20) CHANGED FIREWIRE_OSCILLATOR (G1) TO NEW PREFERRED SUNNY PART							
12/18/03							
21) CHANGED MAX VIA COUNT ON ALL AGP_STB_NETS TO 5 TO CLEAR DRCS							
** RELEASED FOR EVT **							
2/10/04							
22) REMOVED XW11 - JUMPER ON 1.8V SWITCHER OUTPUT							
23) CHANGED R657 TO STUFFE AND R153 TO NO STUFF							
24) CHANGED CPU_PLL_CONFIG TO 9X HIGH AND 5X LOW							
** RELEASED FOR DVT **							
3/24/04							
25) REMOVED ALTERNATE BOM OPTION FROM ALTERNATE ETHERNET CRYSTALS							
3/29/04							
26) ADDED ALTERNATE FOR Q41A REV 1.1.1 CPU (U43)							
27) ADDED ALTERNATES FOR 128MB AND 64MB A16 M11 S							
28) CHANGED TMDS SERIES RPAKS TO 0 OHMS (RP57,RP27,RP32,RP28)							
29) ADDED ALTERNATE FOR ALS_OP-AMP (U40)							
** RELEASED TO REV A **							
30) CHANGED TMDS TERMINATION R,C AND LS TO PRODUCTION VALUES							
** RELEASED TO REV A UNDER NEW PART NUMBER **							
7/6/05							
ADDED 338S0223 (88E1111 REV. B1) AS AN ALTERNATE OF 338S0079							
8/22/05							
REPLACED 740S0006 EITH 740S0018 (FUSE,1.5A,24V,SMD,LF)							
ADDED 128S0022 (220 UF) AS AN ALTERNATE OF 128S0034 (330 UF) FOR MPU_VCORE_CAPS							
ADDED LABELS WITH EEE							
** RELEASED TO 051-6654-C **							
NOTICE OF PROPRIETARY PROPERTY							
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING							
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE							
II NOT TO REPRODUCE OR COPY IT							
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART							
APPLE COMPUTER INC.		SIZE	DRAWING NUMBER		REV.		
		D	051-6654		C		
SCALE		SHT		OF			
NONE		40		44			
8	7	6	5	4	3	2	1

	A	B	C	D
1	1	1	1	1
2	1	1	1	1
3	1	1	1	1
4	1	1	1	1
5	1	1	1	1
6	1	1	1	1
7	1	1	1	1
8	1	1	1	1
9	1	1	1	1
10	1	1	1	1
11	1	1	1	1
12	1	1	1	1
13	1	1	1	1
14	1	1	1	1
15	1	1	1	1
16	1	1	1	1
17	1	1	1	1
18	1	1	1	1
19	1	1	1	1
20	1	1	1	1
21	1	1	1	1
22	1	1	1	1
23	1	1	1	1
24	1	1	1	1
25	1	1	1	1
26	1	1	1	1
27	1	1	1	1
28	1	1	1	1
29	1	1	1	1
30	1	1	1	1
31	1	1	1	1
32	1	1	1	1
33	1	1	1	1
34	1	1	1	1
35	1	1	1	1
36	1	1	1	1
37	1	1	1	1
38	1	1	1	1
39	1	1	1	1
40	1	1	1	1
41	1	1	1	1
42	1	1	1	1
43	1	1	1	1
44	1	1	1	1
45	1	1	1	1
46	1	1	1	1
47	1	1	1	1
48	1	1	1	1
49	1	1	1	1
50	1	1	1	1
51	1	1	1	1
52	1	1	1	1
53	1	1	1	1
54	1	1	1	1
55	1	1	1	1
56	1	1	1	1
57	1	1	1	1
58	1	1	1	1
59	1	1	1	1
60	1	1	1	1
61	1	1	1	1
62	1	1	1	1
63	1	1	1	1
64	1	1	1	1
65	1	1	1	1
66	1	1	1	1
67	1	1	1	1
68	1	1	1	1
69	1	1	1	1
70	1	1	1	1
71	1	1	1	1
72	1	1	1	1
73	1	1	1	1
74	1	1	1	1
75	1	1	1	1
76	1	1	1	1
77	1	1	1	1
78	1	1	1	1
79	1	1	1	1
80	1	1	1	1
81	1	1	1	1
82	1	1	1	1
83	1	1	1	1
84	1	1	1	1
85	1	1	1	1
86	1	1	1	1
87	1	1	1	1
88	1	1	1	1
89	1	1	1	1
90	1	1	1	1
91	1	1	1	1
92	1	1	1	1
93	1	1	1	1
94	1	1	1	1
95				

[illegible]

[illegible]

